

SE75NS60

N-Channel Enhancement-Mode Super Junction MOSFET

Revision: A

General Description

Thigh Density Cell Design For Ultra Low On-Resistance Fully Characterized Avalanche Voltage and Current Improved Shoot-Through FOM

- Simple Drive Requirement
- Small Package Outline
- Surface Mount Device


Features

For a single MOSFET


- $V_{DS} = 600V$
- $R_{DS(ON)} = 38m\Omega @ V_{GS}=10V @ I_{DS}=40A$

Pin configurations

See Diagram below



TO-247



Absolute Maximum Ratings

Parameter		Symbol	Rating	Units
Drain-Source Voltage		V_{DS}	600	V
Gate-Source Voltage		V_{GS}	± 30	V
Drain Current	Continuous	I_D	75	A
	Pulsed		225	
Total Power Dissipation	@TC=25°C	P_D	480	W
Operating Junction Temperature Range		T_J	-55 to 150	°C

Thermal Resistance

Symbol	Parameter	Min	Max	Units
$R_{\theta JC}$	Junction to Case		0.26	°C/W
$R_{\theta JA}$	Junction to Ambient ($t \leq 10s$)		62	°C/W

SE75NS60

Electrical Characteristics (T _J =25°C unless otherwise noted)						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS (Note 2)						
B _V DSS	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	600			V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 600V, V _{GS} =0V			1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =20 V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	2.5	3	3.5	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =40A		38	41	mΩ
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz		6800		pF
C _{oss}	Output Capacitance			360		pF
C _{rss}	Reverse Transfer Capacitance			16		pF
SWITCHING PARAMETERS						
Q _g	Total Gate Charge ²	V _{GS} =10V, V _{DD} =480V, I _D =40A		160	200	nC
Q _{gs}	Gate Source Charge			32		nC
Q _{gd}	Gate Drain Charge			65		nC
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =480V, R _{GEN} =3.3Ω I _D =40A		31		ns
t _{d(off)}	Turn-Off Delay Time			100	170	ns
t _{d(r)}	Turn-On Rise Time			20		ns
t _{d(f)}	Turn-Off Fall Time			10	20	ns

Typical Characteristics

Figure1. Safe operating area




Figure3. Source-Drain Diode Forward Voltage




Figure4. Output characteristics




Figure5. Transfer characteristics




Figure6. Static drain-source on resistance




Figure7. RDS(ON) vs Junction Temperature




Figure8. BV_{DSS} vs Junction Temperature




Figure9. Maximum I_D vs Junction Temperature




Figure10. Gate charge waveforms




Figure11. Capacitance






Figure12. Transient Thermal Impedance



SE75NS60

Package Outline Dimension

TO-247



DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	4.58	5.31	0.180	0.209
A1	2.21	2.59	0.087	0.102
A2	1.17	2.49	0.046	0.098
b	0.99	1.40	0.039	0.055
b1	0.99	1.35	0.039	0.053
b2	1.53	2.39	0.060	0.094
b3	1.65	2.37	0.065	0.093
b4	2.42	3.43	0.095	0.135
b5	2.59	3.38	0.102	0.133
c	0.38	0.86	0.015	0.034
c1	0.38	0.76	0.015	0.030
D	19.71	20.82	0.776	0.820
D1	13.08	-	0.515	-

DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
D2	0.51	1.30	0.020	0.051
E	15.29	15.87	0.602	0.625
E1	13.72	-	0.540	-
e	5.46 BSC		0.215 BSC	
Ø k	0.254		0.010	
L	14.20	16.25	0.559	0.640
L1	3.71	4.29	0.146	0.169
N	7.62 BSC		0.300 BSC	
Ø P	3.51	3.66	0.138	0.144
Ø P1	-	7.39	-	0.291
Q	5.31	5.69	0.209	0.224
R	4.52	5.49	0.178	0.216
S	5.51 BSC		0.217 BSC	

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.

© 2005 SINO-IC - Printed in China - All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangheng Road,
ZhangJiang Hi-Tech Park, Pudong, Shanghai 201203, China

Phone: +86-21-33932402 33932403

33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.com

Website: <http://www.sino-ic.com>