

SE4060TF

N-Channel Enhancement-Mode MOSFET

Revision: A

General Description

This type used advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge.

- I High density cell design for ultra low $R_{DS(ON)}$
- I Excellent package for good heat dissipation
- I Special technology for high ESD capability


Features

For a single MOSFET

- I $V_{DS} = 40V$
- I $R_{DS(ON)} < 8m\Omega @ V_{GS}=10V$

Pin configurations

See Diagram below



Absolute Maximum Ratings

Parameter		Symbol	Rating	Units
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V_{GS}	± 20	V
Drain Current	Continuous	I_D	50	A
	Pulsed		100	
Total Power Dissipation	@TA=25°C	P_D	32	W
Operating Junction Temperature Range		T_J	-55 to 150	°C

SE4060TF

Electrical Characteristics (T _J =25°C unless otherwise noted)						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS (Note 2)						
B _V DSS	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	40			V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 32V, V _{GS} =0V			1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =20 V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	1.0	1.7	3.0	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =14A		6.1	8.0	mΩ
		V _{GS} =4.5V, I _D =11A		8.2	10.5	mΩ
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, f=1MHz		1480		pF
C _{oss}	Output Capacitance			113		pF
C _{rss}	Reverse Transfer Capacitance			243		pF
SWITCHING PARAMETERS						
Q _g	Total Gate Charge ²	V _{GS} =10V, V _{DS} =20V, I _D =14A		26.4		nC
Q _{gs}	Gate Source Charge			3.6		nC
Q _{gd}	Gate Drain Charge			6.8		nC
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =20V, R _{GEN} =6Ω I _D =1A		9		ns
t _{d(off)}	Turn-Off Delay Time			31		ns
t _{d(r)}	Turn-On Rise Time			21		ns
t _{d(f)}	Turn-Off Fall Time			18		ns
Thermal Resistance						
Symbol	Parameter	Min	Typ	Units		
R _{θJC}	Junction to Case		3.9	°C/W		

Typical Characteristics




Fig.1 On-Region Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 On-Resistance Variation with Temperature




Fig.4 On-Resistance Variation with Gate to Source Voltage




Fig.5 Transfer Characteristics




Fig.6 Body Diode Forward Voltage Variation with Source Current and Temperature




Fig.7 Gate Charge Characteristics




Fig.8 Capacitance Characteristics




Fig.9 Maximum Safe Operating




Fig.10 Unclamped Inductive Switching Capability




Fig.11 Maximum Drain Current Vs. Case Temperature





Fig.12 Transient Thermal Response Curve

SE4060TF

Package Outline Dimension

TO-220



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.300	4.700	0.169	0.185
A1	1.300 REF		0.051 REF	
A2	2.800	3.200	0.110	0.126
A3	2.500	2.900	0.098	0.114
b	0.500	0.750	0.020	0.030
b1	1.100	1.350	0.043	0.053
b2	1.500	1.750	0.059	0.069
c	0.500	0.750	0.020	0.030
D	9.960	10.360	0.392	0.408
E	14.800	15.200	0.583	0.598
e	2.540 TYP		0.100 TYP	
F	2.700 REF		0.106 REF	
Φ	3.500 REF		0.138 REF	
h	0.000	0.300	0.000	0.012
L	28.000	28.400	1.102	1.118
L1	1.700	1.900	0.067	0.075
L2	1.900	2.100	0.075	0.083

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.

© 2005 SINO-IC - Printed in China - All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangheng Road,
ZhangJiang Hi-Tech Park, Pudong, Shanghai 201203, China

Phone: +86-21-33932402 33932403

33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.com

Website: <http://www.sino-ic.com>