

SE100100LG

N-Channel Enhancement-Mode MOSFET

Revision: A

General Description

This type used advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge.

- High density cell design for ultra low $R_{DS(ON)}$
- Excellent package for good heat dissipation


Features

For a single MOSFET

- $V_{DS} = 100V$
- $R_{DS(ON)} = 3.6m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} = 4.7m\Omega @ V_{GS}=6V$

Pin configurations

See Diagram below



Absolute Maximum Ratings

Parameter		Symbol	Rating	Units
Drain-Source Voltage		V_{DS}	100	V
Gate-Source Voltage		V_{GS}	± 20	V
Drain Current ¹	Continuous	I_D	100	A
	Pulsed		400	
Total Power Dissipation	@TA=25°C	P_D	214	W
Operating Junction Temperature Range		T_J	-55 to 175	°C
Avalanche Energy, Single Pulsed		E_{AS}	340	mJ

Thermal Resistance

Symbol	Parameter	Min	Typ	Units
$R_{\theta JC}$	Junction to Case		0.7	°C/W


SE100100LG

Electrical Characteristics (T _J =25°C unless otherwise noted)						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS (Note 2)						
B _V DSS	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	97			V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 100V, V _{GS} =0V			1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =20V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	2	2.7	3.5	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =50A,		3.6	4.2	mΩ
		V _{GS} =6V, I _D =50A,		4.7	7.7	mΩ
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz		4300		pF
C _{oss}	Output Capacitance			790		pF
C _{rss}	Reverse Transfer Capacitance			47		pF
SWITCHING PARAMETERS						
Q _g	Total Gate Charge ²	V _{GS} =10V, V _{DS} =50V, I _D =50A		60		nC
Q _{gs}	Gate Source Charge			21		nC
Q _{gd}	Gate Drain Charge			11		nC
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =50V, R _{GEN} =4.7Ω		13.8		ns
t _{d(off)}	Turn-Off Delay Time			39		ns
t _{d(r)}	Turn-On Rise Time			13		ns
t _{d(f)}	Turn-Off Fall Time			14		ns
REVERSE DIODE						
I _S	Diode Continuous Forward Current	T _C =25°C			100	A
V _{SD}	Diode Forward Voltage	V _{DS} =0V, I _F =100V,			1.2	V
T _{rr}	Reverse Recovery Time	V _R =50V, I _F =I _S dI/dT=100A/us		74		ns
Q _{rr}	Reverse Recovery Charge				1765	

Typical Characteristics


1 Power dissipation

$P_{tot} = f(T_C)$



2 Drain current


$I_D = f(T_C); V_{GS} \geq 10V$



3 Safe operating area

$I_D = f(V_{DS}); T_C = 25^\circ C; D = 0$


parameter: t_p



4 Max. transient thermal impedance

$Z_{thJC} = f(t_p)$


parameter: $D = t_p/T$



5 Typ. output characteristics

$I_D = f(V_{DS}); T_j = 25^\circ C$


parameter: V_{GS}



6 Typ. drain-source on resistance

$R_{DS(on)} = f(I_D); T_j = 25^\circ C$

parameter: V_{GS}




Typical Characteristics

7 Typ. transfer characteristics


$I_D = f(V_{GS}); |V_{DS}| > 2|I_D| R_{DS(on)max}$

parameter: T_j




8 Typ. forward transconductance

$g_{fs} = f(I_D); T_j = 25\text{ °C}$



9 Drain-source on-state resistance


$R_{DS(on)} = f(T_j); I_D = 100\text{ A}; V_{GS} = 10\text{ V}$



10 Typ. gate threshold voltage


$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D



11 Typ. capacitances


$C = f(V_{DS}); V_{GS} = 0\text{ V}; f = 1\text{ MHz}$



12 Forward characteristics of reverse diode

$I_F = f(V_{SD})$


parameter: T_j



SE100100LG

Package Outline Dimension

TO-263




DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
c	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
E	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
e	2.54 BSC		0.100 BSC	
H	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	-	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010 BSC	
L4	4.78	5.28	0.188	0.208

SE100100LG

Package Outline Dimension

TO-220



Symbol	Dimension In Millimeters			Dimension In Inches		
	Min	Nom	Max	Min	Nom	Max
A	4.400	4.550	4.700	0.173	0.179	0.185
A1	1.270	1.300	1.330	0.050	0.051	0.052
A2	2.590	2.690	2.790	0.102	0.106	0.110
b	0.770	-	0.900	0.030	-	0.035
b2	1.230	-	1.360	0.048	-	0.054
c	0.480	0.500	0.520	0.019	0.020	0.020
D	15.100	15.400	15.700	-	0.606	-
D1	9.000	9.100	9.200	0.354	0.358	0.362
DEP	0.050	0.285	0.520	0.002	0.011	0.020
E	10.060	10.160	10.260	0.396	0.400	0.404
E1	-	8.700	-	-	0.343	-
ΦP1	1.400	1.500	1.600	0.055	0.059	0.063
e	2.54BSC			0.1BSC		
e1	5.08BSC			0.2BSC		
H1	6.100	6.300	6.500	0.240	0.248	0.256
L	12.750	12.960	13.170	0.502	0.510	0.519
L1	-	-	3.950	-	-	0.156
L2	1.85REF			0.073REF		
ΦP	3.570	3.600	3.630	0.141	0.142	0.143
Q	2.730	2.800	2.870	0.107	0.110	0.113
Q1	-	0.200	-	-	0.008	-
Θ1	5 ⁰	7 ⁰	9 ⁰	5 ⁰	7 ⁰	9 ⁰
Θ2	1 ⁰	3 ⁰	5 ⁰	1 ⁰	3 ⁰	5 ⁰

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.

© 2005 SINO-IC - Printed in China - All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangheng Road,
ZhangJiang Hi-Tech Park, Pudong, Shanghai 201203, China

Phone: +86-21-33932402 33932403

33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.com

Website: <http://www.sino-ic.com>