

## 150V N-Ch Power MOSFET


### Feature

- ◇ High Speed Power Smooth Switching, Logic Level
- ◇ Enhanced Body diode dv/dt capability
- ◇ Enhanced Avalanche Ruggedness
- ◇ 100% UIS Tested, 100% Rg Tested
- ◇ Lead Free


$V_{DS}$	150	V
$R_{DS(on),typ}$	8.6	mΩ
$I_D$ (Silicon Limited)	9	mA
$I_D$ (Package Limited)	120	A
$I_D$ (Package Limited)	120	A

### Application

- ◇ Synchronous Rectification in SMPS
- ◇ Hard Switching and High Speed Circuit
- ◇ Power Tools
- ◇ UPS
- ◇ Motor Control



DFN5x6



Part Number	Package	Marking
HGW105N15SL	TO-262	W105N15SL

### Absolute Maximum Ratings at $T_j=25^\circ\text{C}$ (unless otherwise specified)

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current (Silicon Limited)	$I_D$	$T_C=25^\circ\text{C}$	120	A
		$T_C=100^\circ\text{C}$	85	
		$T_C=25^\circ\text{C}$	120	
Continuous Drain Current (Package Limited)		$T_C=25^\circ\text{C}$	120	
Drain to Source Voltage	$V_{DS}$	-	150	V
Gate to Source Voltage	$V_{GS}$	-	$\pm 20$	V
Pulsed Drain Current	$I_{DM}$	-	400	A
Avalanche Energy, Single Pulse	$E_{AS}$	$L=0.4\text{mH}, T_C=25^\circ\text{C}$	500	mJ
Power Dissipation	$P_D$	$T_C=25^\circ\text{C}$	333	W
Operating and Storage Temperature	$T_J, T_{stg}$	-	-55 to 175	$^\circ\text{C}$

### Absolute Maximum Ratings

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Case	$R_{\theta JC}$	0.45	$^\circ\text{C/W}$
Thermal Resistance Junction-Ambient	$R_{\theta JA}$	60	$^\circ\text{C/W}$

## Electrical Characteristics at T<sub>j</sub>=25°C (unless otherwise specified)

### Static Characteristics

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	150	-	-	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250μA	1	1.9	3	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =150V, T <sub>j</sub> =25°C	-	-	1	μA
		V <sub>GS</sub> =0V, V <sub>DS</sub> =150V, T <sub>j</sub> =100°C	-	-	100	
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
Drain to Source on Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	8.6	10.5	mΩ
		V <sub>GS</sub> =10V, I <sub>D</sub> =4.5A	-	9.8	12.5	
Transconductance	g <sub>fs</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =20A	-	80	-	S
Gate Resistance	R <sub>G</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> Open, f=1MHz	-	0.7	-	Ω

### Dynamic Characteristics

Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =75V, f=1MHz	-	4059	-	pF
Output Capacitance	C <sub>oss</sub>		-	302	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		-	11	-	
Total Gate Charge	Q <sub>g</sub> (10V)	V <sub>DD</sub> =75V, I <sub>D</sub> =20A, V <sub>GS</sub> =10V	-	57	-	nC
Total Gate Charge	Q <sub>g</sub> (4.5V)		-	26	-	
Gate to Source Charge	Q <sub>gs</sub>		-	12	-	
Gate to Drain (Miller) Charge	Q <sub>gd</sub>		-	10	-	
Turn on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =75V, I <sub>D</sub> =20A, V <sub>GS</sub> =10V, R <sub>G</sub> =10Ω,	-	20	-	ns
Rise time	t <sub>r</sub>		-	10	-	
Turn off Delay Time	t <sub>d(off)</sub>		-	32	-	
Fall Time	t <sub>f</sub>		-	12	-	

### Reverse Diode Characteristics

Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =20A	-	0.9	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	V <sub>R</sub> =75V, I <sub>F</sub> =20A, dI <sub>F</sub> /dt=100A/μs	-	95	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>		-	285	-	nC

Fig 1. Typical Output Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Normalized On-Resistance vs. Junction Temperature




Figure 5. Typical Transfer Characteristics




Figure 6. Typical Source-Drain Diode Forward Voltage




Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature









Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Case





### Inductive switching Test



### Gate Charge Test



### Uclamped Inductive Switching (UIS) Test



### Diode Recovery Test

