

SE80250GD

N-Channel Enhancement-Mode MOSFET

Revision: A

General Description

Thigh Density Cell Design For Ultra Low On-Resistance Fully Characterized Avalanche Voltage and Current Improved Shoot-Through FOM

- Simple Drive Requirement
- Small Package Outline
- Surface Mount Device



Features

For a single MOSFET

- $V_{DS} = 80V$
- $R_{DS(ON)} = 2.6m\Omega @ V_{GS}=10V$

Pin configurations

See Diagram below



Absolute Maximum Ratings


Parameter		Symbol	Rating	Units
Drain-Source Voltage		V_{DS}	80	V
Gate-Source Voltage		V_{GS}	± 20	V
Drain Current	Continuous	I_D	100	A
	Pulsed		400	
Single Pulse Avalanche Energy		E_{AS}	250	mJ
Total Power Dissipation	@TC=25°C	P_D	139	W
Operating Junction Temperature Range		T_J	-55 to 150	°C

SE80250GD

Electrical Characteristics (T _J =25°C unless otherwise noted)						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS (Note 2)						
B _V DSS	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	80			V
I _{DSS}	Drain to Source Leakage Current	V _{DS} =100V, V _{GS} =0V			1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =20V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	2.2	3.0	3.8	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =50A	-	2.6	3.0	mΩ
		V _{GS} =6V, I _D =20A		3.4	4.5	mΩ
g _{FS}	Forward Transconductance	V _{DS} =10V, I _D =50A	55	110		S
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =40V, f=1MHz		4300	5600	pF
C _{oss}	Output Capacitance			700	910	pF
C _{rss}	Reverse Transfer Capacitance			32	56	pF
SWITCHING PARAMETERS						
Q _g	Total Gate Charge ²	V _{GS} =10V, V _{DS} =40V, I _D =50A		20		nC
Q _{gs}	Gate Source Charge			12		nC
Q _{gd}	Gate Drain Charge			13	19.5	nC
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =40V, R _{GEN} =3Ω I _D =50A		20		ns
t _{d(off)}	Turn-Off Delay Time			43		ns
t _{d(r)}	Turn-On Rise Time			12		ns
t _{d(f)}	Turn-Off Fall Time			13		ns
Thermal Resistance						
Symbol	Parameter		Typ	Max	Units	
R _{θJC}	Thermal Resistance Junction to Case(t≤10s)		-	0.4	°C/W	


Typical Characteristics

Diagram 1: Power dissipation




$P_{tot}=f(T_c)$

Diagram 2: Drain current




$I_b=f(T_c); V_{GS} \geq 10 \text{ V}$

Diagram 3: Safe operating area




$I_b=f(V_{DS}); T_c=25 \text{ }^\circ\text{C}; D=0; \text{ parameter: } t_p$

Diagram 4: Max. transient thermal impedance




$Z_{thJC}=f(t_p); \text{ parameter: } D=t_p/T$

Diagram 5: Typ. output characteristics



$I_b=f(V_{DS}); T_j=25 \text{ }^\circ\text{C}; \text{ parameter: } V_{GS}$


Diagram 6: Typ. drain-source on resistance



$R_{DS(on)}=f(I_b); T_j=25 \text{ }^\circ\text{C}; \text{ parameter: } V_{GS}$


Typical Characteristics

Diagram 7: Typ. transfer characteristics




$I_D = f(V_{GS}); |V_{DS}| > 2|I_D| R_{DS(on)max}; \text{parameter: } T_j$

Diagram 8: Typ. forward transconductance




$g_m = f(I_D); T_j = 25 \text{ } ^\circ\text{C}$

Diagram 9: Drain-source on-state resistance




$R_{DS(on)} = f(T_j); I_D = 50 \text{ A}; V_{GS} = 10 \text{ V}$

Diagram 10: Typ. gate threshold voltage




$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

Diagram 11: Typ. capacitances



$C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$

Diagram 12: Forward characteristics of reverse diode




$I_R = f(V_{SD}); \text{parameter: } T_j$

SE80250GD

Package Outline Dimension

DFN5 × 6



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	10°	12°	10°	12°

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.
© 2005 SINO-IC – Printed in China – All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangheng Road, ZhangJiang Hi-Tech Park, Pudong,
Shanghai 201203, China

Phone: +86-21-33932402 33932403 33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.net

Website: <http://www.sino-ic.net>