

SE60100

N-Channel Enhancement-Mode MOSFET

Revision: A

General Description

Advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and low operation voltage. This device is suitable for using as a load switch or in PWM applications.

- Simple Drive Requirement
- Small Package Outline
- Surface Mount Device

Features

For a single MOSFET

- $V_{DS} = 60V$
- $R_{DS(ON)} = 6.7m\Omega @ V_{GS}=10V$

Pin configurations

See Diagram below



Absolute Maximum Ratings



Parameter		Symbol	Rating	Units
Drain-Source Voltage		V_{DS}	60	V
Gate-Source Voltage		V_{GS}	± 20	V
Drain Current	Continuous	I_D	100	A
	Pulsed		400	
Total Power Dissipation	@ $T_A=25^\circ C$	P_D	214	W
Operating Junction Temperature Range		T_J	-55 to 175	$^\circ C$

SE60100



Electrical Characteristics (T _J =25°C unless otherwise noted)						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS (Note 2)						
B _V DSS	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	60			V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 48V, V _{GS} =0V			1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =20V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	2	3	4	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =40A		6.7	8	mΩ
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =40V, f=1MHz		3300		pF
C _{oss}	Output Capacitance			960		pF
C _{rss}	Reverse Transfer Capacitance			66		pF
SWITCHING PARAMETERS						
Q _g	Total Gate Charge ²	V _{GS} =10V, V _{DS} =40V, I _D =20A		127	178	nC
Q _{gs}	Gate Source Charge			58		nC
Q _{gd}	Gate Drain Charge			35		nC
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =40V, R _{GEN} =3Ω		24		ns
t _{d(off)}	Turn-Off Delay Time			55		ns
t _{d(r)}	Turn-On Rise Time			18		ns
t _{d(f)}	Turn-Off Fall Time			17		ns
Thermal Resistance						
Symbol	Parameter	Min	Typ	Units		
R _{θJC}	Junction to Case	0.35	0.55	°C/W		

Test Circuit



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



Typical Characteristics




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

Typical Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Typical Characteristics




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)





Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Package Outline Dimension

TO-263



DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
c	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
E	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
e	2.54 BSC		0.100 BSC	
H	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	-	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010 BSC	
L4	4.78	5.28	0.188	0.208

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.

© 2005 SINO-IC - Printed in China - All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangheng Road,
ZhangJiang Hi-Tech Park, Pudong, Shanghai 201203, China

Phone: +86-21-33932402 33932403

33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.com

Website: <http://www.sino-ic.com>